SUPPORT



Home | Login | Logoul | Access information | Alorts | Purchase History | Can | Sheman |

grapru

Welcome United States Peterst and Trademark Office

Results for "(((integrated and circuit and des and memory)<in>metadata)) <and> (pyr >= 1950 <an..."

e mail 🗸 printer k

IEEE XPLORE GUIDE

New [Beta]
Application
Notes

Your search matched 20 of 1820465 documents.

» Search Oplions

View Session History

New Search

» Key

授業的 JNU IEEE Journal or Magazine

IET JAL IET Journal or Magazine
IEEE Conference
Proceeding

#ET CNF IET Conference

Proceeding
IEEE Standard

Modify Search

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

(((integrated and circuit and des and memory)<in>metadata)) <and> (pyr >= 1950 <a | Swarch |

BROWSE

Check to search only within this results set

Display Format: 6 Citation (* Citation & Abstract

IEEE/IET Books Educational Courses Application Notes [But | Betailer | Betail

view selected items | Select All Deselect All

1. Testing switched-current memory cells using DC stimuli

Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Ť.; Design of Miked-Mode Integrated Circuits and Applications, 1999. Third International Workshop on 26-28 July 1999 Page(s):25 - 28 Digital Object Identifier 10.1109/IMIICA.1999.833586

AbstractPlus | Full Text: PDF(376 KB) | SEES ONE Rights and Permissions

2. BISTing switched-current circuits

Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.; Test.Symposium, 1998. ATS 36. Proceedings. Seventh Asian 2-4 Dec. 1998 Page(s) 377 Digital Object Identifier 10.1109/ATS.1998.741641 AbstractPlus | Full Text: PDF(128 KB) IEEE CNF Rights and Permissions

3. A high resolution switch-current memory base cell de L. Mendes, E.: Loumeau, P.:

Circuits and Systems, 1999, 42nd Midwest Symposium on Volume 2, B-11 Aug. 1999 Page(6):718 - 721 vol. 2 Digital Object Identifier 10.1109/MWSCAS.1999.867738 AbstractPlus | Full Text: PDF(260 KB) IEEE CNF Rights and Permissions

 Charge injection error reduction circuit for switched-current systems Riffaud, P.; Tourneur, G.; Garnier, E.; Roux, P.;

Electronics Letters Volume 33, Issue 20, 25 Sept. 1997 Page(s):1689 - 1691

AbstractPlus | Full Text: PDF(464 KB) | IET JNI.

5. A switched-current class AB ΣΔ-modulator

Oliaei, O.; Loumeau, P.; Aboushady, H.; Circuits and Systems, 1997. ISCAS '97. Proceedings of 1997 IEEE International Symposium on Volume 1, 9-12 June 1997 Page(s).393 - 396 vol.1 Dioital Object Identifier 10.1109/ISCAS.1997.608750

AbstractPlus | Full Text: PDF(320 KB) INDEX CNP Rights and Permissions

CMOS and BiCMOS class AB structures for switched-current applications

Solid-State Circuits, IEEE Journal of Volume 25, Issue 1, Feb. 1990 Page(s):234 - 238 Digital Object Identifier 10.1109/4.50309 AbstractPlus | Full Text: PDF(508 KB) IEEE JNL

Rights and Permissions

Rights and Permissions

Rights and Permissions

Volume 1, 3-6 Aug. 1997 Page(s):260 - 263 vol.1 Digital Object Identifier 10.1109/MWSCAS.1997.666083 AbstractPlus | Full Text; PDF(304 KB) REEE ONE

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on

7. Design of a low-power 32 K CMOS programmable delay-line memory Deihan, K.; Demassieux, N.; Colavin, O.; Galisson, A.; Artieri, A.; Jutand, F.;

8. Functional and structural testing of switched-current circuits Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.; Test Workshop 1999, Proceedings, European 25-28 May 1999 Page(s):22 - 27 Digital Object Identifier 10.1109/ETW.1999.803821 AbstractPlus | Full Text: PDF(76 KB) | IEEE CNF

9. Effect of the selection MOS transistor polarization voltage during a write and an erase opera of an EEPROM memory cell Benzerti, W.; Bouchakour, R.; Mirabel, J.M.; Boivin, P.; Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on 14-16 Dec. 1998 Page(s):149 - 152 Digital Object Identifier 10.1109/ICM.1998.825590 AbstractPlus | Full Text: PDF(232 KB) | SEEE ONF Rights and Permissions 10. A new physical model for NVM data-retention time-to-failure De Salvo, B.; Ghibaudo, G.; Pananakakis, G.; Guillaumot, B.; Candelier, P.; Reimbold, G.; Reliability Physics Symposium Proceedings, 1999, 37th Annual, 1999 IEEE International 23-25 March 1999 Page(s):19 - 23 Digital Object Identifier 10.1109/RELPHY.1999.761586 AbstractPlus | Full Text: PDF(332 KB) IEEE CNF Rights and Permissions 11. SEU critical charge and sensitive area in a submicron CMOS technology Detcheverry, C.; Dachs, C.; Lorfevre, E.; Sudre, C.; Bruguier, G.; Palau, J.M.; Gasiot, J.; Ecoffet, R. Nuclear Science, IEEE Transactions on Volume 44, Issue 6, Part 1, Dec. 1997 Page(s):2266 - 2273 Digital Object Identifier 10.1109/23.659045 AbstractPlus | References | Full Text: PDF(952 KB) IEEE JNL Rights and Permissions 12. A new extrapolation law for data-retention time-to-failure of nonvolatile memories De Salvo, B.; Ghibaudo, G.; Pananakakis, G.; Guillaumot, B.; Candelier, P.; Reimbold, G.; Electron Device Letters, IEEE Volume 20, Issue 5, May 1999 Page(s):197 - 199 Digital Object Identifier 10.1109/55.761013 AbstractPlus | References | Full Text: PDF(64 KB) REEE JNS. Rights and Permissions 13. An integrated processor for adaptive and parallel algorithms Cand, M.; Le Scan, P.; Roset, A.; Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '82. Volume 7, May 1982 Page(s):1069 - 1072

Rights and Permissions

Oliaei, O.: Loumeau, P.:

AbstractPlus | Full Text; PDF(152 KB) 1886 CNF

Electronics, Circuits and Systems, 1998 IEEE International Conference on Volume 2, 7-10 Sept. 1998 Page(s):341 - 344 vol.2 Digital Object Identifier 10.1109/ICECS.1998.814895 AbstractPlus | Full Text: PDF(292 KB) | IEEE CNF

15. SEU testing of a novel hardened register implemented using standard CMOS technology

Monnier, T.; Roche, F.M.; Cosculluela, J.; Velazco, R.; Nuclear Science, IEEE Transactions on Volume 46, issue 6, Dec. 1999 Page(s):1440 - 1444

Rights and Permissions

Rights and Permissions

Digital Object Identifier 10.1109/23.819105
AbstractPlus | Full Text: PDF(224 KB) | SEEE JNs.

16. Threshold LET for SEU induced by low energy ions [in CMOS memories]

McNulty, P.J.; Roche, P.; Palau, J.M.; Gasiot, J.; Nuclear Science, IEEE Transactions on Volume 46, Issue 6, Dec. 1999 Page(6):1370 - 1377 Digital Object Identifier 10.1109/23.819095 AbstractPlus | Full Text: PDF(484 KB) | IEEE JNL Ribits and Permissions

17. Model for programming window degradation in FLOTOX EEPROM cells

Papadas, C.; Ghibaudo, G.; Pananakakis, G.; Riva, C.; Ghezzi, P.; Electron Device Letters, IEEE

Volume 13, Issue 2, Feb. 1992 Page(s):89 - 91 Digital Object Identifier 10.1109/55.144968

AbstractPlus | Full Text: PDF(220 KB) IEEE JNL Rights and Permissions

18. Flip-flop hardening for space applications

Monnier, T.; Roche, F.M.; Cathebras, G.; Memory Technology, Design and Testing, 1998. Proceedings, international Workshop on 24-25 Aug. 1998 Page(s):104 - 107

19. A real time MPEG2 main profile, main level motion-estimator chipset

Pacalet, R.; Lafage, A.; Darbel, N.; Tychon, P.; Bellier, A.; Dejean, C.; Dutein, C.; Feri, E.; Haas, S. Laberl, S.; Lievre, B.; Simon, L.; Talayssat, J.;

Solid-State Circuits Conference, 1997, Digest of Technical Papers, 44th ISSCC., 1997 IEEE Interns 6-8 Feb. 1997 Page(s):260 - 261, 469

Digital Object Identifier 10.1109/ISSCC.1997.585379

AbstractPlus | Full Text: PDF(908 KB) | IEEE CNF Rights and Permissions

20, Impact of reactive ion etching using O₂+CHF₃ plasma on the endurance performance of FLO EEPROM cells

Papadas, C.; Ghibaudo, G.; Pananakakis, G.; Pio, F.; Riva, C.; Ghezzi, P.; Electron Devices, IEEE Transactions on

Volume 40, issue 8, Aug. 1993 Page(s):1549 - 1551 Digital Object Identifier 10.1109/16.223719

AbstractPlus | Full Text: PDF(264 KB) REEE JNI. Rights and Permissions



Help Contact Us Privacy & Security IEI

© Copyrigin 2006 IEEE - All Rughts Re